This is a preliminary report on the development of emulator code for the Stanford EMMY. f . -Emulation is introduced as an interpretive computing technique. Various classes of emulation and their correlation to the image machine are presented. Functional and structural overviews of three emulators for the Stanford EMMY are presented. These are IBM System/360; CRIL; and DELtran. Performance estimates are included for each of these systems.
BASIC CONCEPTS 'These are the best of timings, these are the worst of timings' --r3 This is a preliminary report on the general structure of various emulators for the Stanford EMMY. It is too early to provide firm space and time measurements (indeed, it may be that programs will have to be measured pragmatically to obtain solid engineering data); however, planning estimates are included.
Emulation is the implementation of an image machine by mapping the states of this image machine into substates of a given host machine (in this case, the Stanford EMMY), and then programming the host machine to perform state transitions over this substate as required by the image architecture. Three image architectures will be discussed:
1) IBM System/360 --A general-purpose register-oriented image machine.
27 CRIL --A Polish Suffix, stack-oriented image machine whose design .
is tuned to a specific source language. 3) DELtran --An experimenta*"mixed" image machine combining many of the desirable features of both a stack-oriented and a register-.
oriented architecture.
The emulators described here are all 'Class B" in terms of the following criterion:
Class A --transforms all image substates precisely as would a true image machine (i.e., duplicates failure modes).
Class B --transforms all image substates corresponding to "correct a.
programs" as would a true image machine (i.e., may fail differently).
Class C --transforms a selected subset of image substates as would a true image machine.
Class D --transforms a selected subset of image substates in a manner such that the behavior of a true image machine could be predicted.
Class F --bears little or no relation to a true image machine. The reader is assumed familiar with both *he Palyn EMMY [1] , the IBM System/360 [3] , and the IBM S/360 Model 50 [5] .
INTRODUCTION
The emulator implements the 360 basic instruction set with certain extensions (available as options on certain 360 models).
1) Address Specification Interrupts
-no boundary restrictions are enforced since the memory controller performs all necessary alignment. Timing estimates assume optimal alignment.
2) Optional Features
L Storage protect not supported and storage key field of PSW ignored.
-Decimal feature not supported -decimal instruction will result in an operation specification exception.
-Floating Point feature not supported at this time. Floating Point instruction will result in an operation specification exception.
-Extended Control and Dynamic Address Translation not supported.
3) Internal Timer not supported. Main Storage locations X*50' thru X'52' have no special significance. -2- Next Instruction Address--mainstorage address of the next target instruction in host register 1 (Rl-PC).
360 condition code (CC) occupies its own word in micromemory, as does the Program Mask.
ILC is stored in host register fl (R@=MAR).
The high-order 256 words of control store contain pointers to the entry points of various execution routines. Bits 31-12 of these pointers are not used to address microstore, and may contain information pertinent to each specific execution sequence. The emulator code resides in the low-order part of the block of micromemory between these storage areas.
It is assumed that the image machine will be interrupted infrequently.
Therefore, the extra overhead required to reformat the 360 PSW at each interruption is acceptable. The Conditional Branch instruction initially assumes no branch is to be taken, and *p;efetches the next sequential instruction upon entry to the execution routine. The branch target instruction is then prefetched. In this way, if it is determined that a branch should be taken, the penalty will be minimized.
The Decode routine performs two levels of operation decoding as well as initial parse of the 360 instruction. The first decode is that of the instruction length code. This is used as an increment to a 4-element transfer vector table.
In this way, the proper routine to parse the instruction, update program counter, and calculate addresses will be selected. 
3)
No program word is so packed that either: a> cyclic looping occurs within the word (i.e., all of the instructions in the word are Continue-mode, in which case a non-terminating loop will result since every CRIL instruction capable of modifying the Program Counter is Fetch mode).
b) any bit is used as part of the encoding of more than one instruction (i.e., instructions do not "overlap").
A&L bits not part of an instruction encoding (i.e., 'unused') are low (zero).
Only Class B emulation (Production mode) is required.
STORAGE ORGANIZATION
All internal CRIL resources are mapped into EMMY's Micro Store as indicated in the 1 Additionally, Micro Register 2 is used for general indexing during all phases of instruction execution, and Micro Register 6 is used as a "Pre-Fetch" all for the next image program word.
CODING TECHNIQUES
Since CRIL instruction fields are interpreted naturally from right-to-left, beginning six bits from the low order position of an instruction word, each Fetch cycle starts by:
1)
Moving the program word containing the current stream of CRIL instructions into the image instruction register (IR) while fetching the next program word into the prefetch register (PF) and updating the program counter register (PC).
2)
Duplicating this program word in the indexing register (XR) adjacent to the instruction register (IR).
3)
Right aligning the low order bit of the first CRIL instruction in the current program word by using a shift left (double) to simulate a shift right circular (single).
1) Isolating the low-order n bits of the instruction register using either an EMMY Extract or And instruction.
2)
Shifting the instruction register right (single) n bits.
Operation decode consists of a field extraction followed by a relative branch forward by the value of the field. is achieved by coping dynamic descriptors for the actual arguments into the space reserved for the dynamic descriptors for the formats (e.g., a true call-by-reference).
PHILOSOPHY
The execution of a typical DELtran instruction unit takes place in three phases:
1)
Lead Syllables parse/decode--during this phase, the general type and lexical format of an instruction are determined;
2)
Reference Syllable parse/decode--during this phase, the actual operands of an instruction unit are recognized and a "standard interface" established --dor the next phase;
3)
Operator Syllable parse/decode/execute--during this phase, the image machine state is transformed according to the DELtran operator specified by that instruction and the dynamic values in the interface established by the previous phase.
DELtran syllables are encoded so that the zero-value means "fetch a new program word" and frequently-used interpretations are assigned codes with trailing zeros.
This promotes efficient packing of syllables into program words.
DELtran resources map into the host machine as follows: 
CODING TECHNIQUES
A double-shift left operation is used to move the next syllabel in a DELtran instruction stream from the Current Program Word into the indexing register.
Reference Syllables are then checked for validity by decrementing the index register and testing for a negative value (it will be positive or zero unless the syllable value was zero originally). If the resulting value is equal to minus one, a new program word is fetched, and the entire operation repeated. Semantic
Syllables are checked for zero-value through indexing into a "jump table", each element of which is an entry point into the routine for the code corresponding to the offset of the element. In this case, the zeroth element in the table is the entry point to a routine which fetches a new program word.
PERFORMANCE
The basic emulator, excluding the evaluation stack and Scope areas, will require less than 800 words of Micro Store. 
